![]() The resulting *.vm files appear under Synthesis Files in the Files list. Synplify compiles and synthesizes the design into an HDL netlist. Embed the defparam statement between the translate_on and translate_off synthesis directives: Copy /* synthesis translate_off */ The defparam statement is only for simulation tools and is not intended for synthesis.
0 Comments
Leave a Reply. |